Bristol startup Silicon Basis is developing a test chip for its innovative FPGA architecture that has potential to reduce the size, cost and power of a reconfigurable array to a quarter of today's devices.
The Soft Gate Array (SGA) uses a time factor to reuse each look up table in the array and the interconnect up to eight times a cycle, dramatically reducing the size of the array and so
Monday, 1 March 2010
Silicon Basis heads for FPGA test chip (UK Technology Startups)
Posted on 09:28 by Unknown
Subscribe to:
Post Comments (Atom)
0 comments:
Post a Comment