Lattice FPGAs to link to Octeon II multicore processors
FPGA maker Lattice Semiconductor has announced plans to interoperate between Cavium Networks’ OCTEON II CN63XX multicore network processors and its LatticeECP3 family via a Serial Rapid IO (SRIO) Specification 2.1 link. SRIO is commonly used in 3G/4G wireless base stations and wireline switches and routers where low latency is critical.
Wednesday, 12 May 2010
Lattice to develop Serial Rapid IO (SRIO) interface for Cavium network processors
Posted on 04:47 by Unknown
Subscribe to:
Post Comments (Atom)
0 comments:
Post a Comment